TonBERRY/micropython
3
0
Fork 0
Code Pull Requests Activity

stm32/boards/ARDUINO_PORTENTA_H7: Update board config files.

Browse Source 
Changes are:
- Add pre/post stop mode entry macros.
- Make SE05X pin accessible.
- Remove duplicate HAL macros.

Signed-off-by: iabdalkader <i.abdalkader@gmail.com>
This commit is contained in:
iabdalkader
2024-09-19 13:59:51 +02:00
committed by Damien George
parent fc006a0412
commit a4e3830d39
3 changed files with 3 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
ports/stm32/boards/ARDUINO_PORTENTA_H7/mpconfigboard.h
View File

@@ -49,8 +49,8 @@ void PORTENTA_board_low_power(int mode);
#define MICROPY_BOARD_ENTER_STANDBY PORTENTA_board_low_power(2); #define MICROPY_BOARD_ENTER_STANDBY PORTENTA_board_low_power(2);
void PORTENTA_board_osc_enable(int enable); void PORTENTA_board_osc_enable(int enable);
#define MICROPY_BOARD_OSC_ENABLE PORTENTA_board_osc_enable(1); #define MICROPY_BOARD_PRE_STOP PORTENTA_board_osc_enable(0);
#define MICROPY_BOARD_OSC_DISABLE PORTENTA_board_osc_enable(0); #define MICROPY_BOARD_POST_STOP PORTENTA_board_osc_enable(1);
// PLL1 400MHz/50MHz for SDMMC and FDCAN // PLL1 400MHz/50MHz for SDMMC and FDCAN
// USB and RNG are clocked from the HSI48 // USB and RNG are clocked from the HSI48

2
ports/stm32/boards/ARDUINO_PORTENTA_H7/pins.csv
View File

@@ -265,4 +265,4 @@ I2C3_SCL,PH7
-QSPI2_D1,PD12 -QSPI2_D1,PD12
-QSPI2_D2,-PF7 -QSPI2_D2,-PF7
-QSPI2_D3,PD13 -QSPI2_D3,PD13
-SE05X_EN,-PI12 SE05X_EN,-PI12
1 PA0 PA0
265 -SE05X_EN SE05X_EN -PI12
266
267
268

2
ports/stm32/boards/ARDUINO_PORTENTA_H7/stm32h7xx_hal_conf.h
View File

@@ -14,8 +14,6 @@
#define HSE_STARTUP_TIMEOUT (5000) #define HSE_STARTUP_TIMEOUT (5000)
#define LSE_STARTUP_TIMEOUT (5000) #define LSE_STARTUP_TIMEOUT (5000)
#define DATA_CACHE_ENABLE 1
#define INSTRUCTION_CACHE_ENABLE 1
#define DATA_CACHE_ENABLE 1 #define DATA_CACHE_ENABLE 1
#define INSTRUCTION_CACHE_ENABLE 1 #define INSTRUCTION_CACHE_ENABLE 1
#define PREFETCH_ENABLE 1 #define PREFETCH_ENABLE 1