Matthias Blankertz
419d85209e
All checks were successful
Build RPi Pico firmware image / Build-Firmware (push) Successful in 3m23s
Check code formatting / Check-C-Format (push) Successful in 7s
Check code formatting / Check-Python-Flake8 (push) Successful in 9s
Check code formatting / Check-Bash-Shellcheck (push) Successful in 5s
Run unit tests on host / Run-Unit-Tests (push) Successful in 9s
Run pytests / Check-Pytest (push) Successful in 11s
- Move RC522 connector a bit further away from the MAX98375 module footprint, so a JST-XH connector can be used here too. - Update custom rules and fix some DRC warnings (no netlist and layout changes). Signed-off-by: Matthias Blankertz <matthias@blankertz.org>
29 lines
821 B
Plaintext
29 lines
821 B
Plaintext
(version 1)
|
|
(rule "Pad to Silkscreen"
|
|
(constraint silk_clearance (min 0.15mm))
|
|
(layer outer)
|
|
(condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == 'graphic')"))
|
|
|
|
(rule "drill hole size (mechanical)"
|
|
(constraint hole_size (min 0.2mm) (max 6.3mm)))
|
|
|
|
(rule "Minimum Via Hole Size"
|
|
(constraint hole_size (min 0.2mm))
|
|
(condition "A.Type == 'via'"))
|
|
|
|
(rule "Minimum Via Diameter"
|
|
(constraint via_diameter (min 0.35mm))
|
|
(condition "A.Type == 'via'"))
|
|
|
|
(rule "PTH Hole Size"
|
|
(constraint hole_size (min 0.2mm) (max 6.35mm))
|
|
(condition "A.isPlated()"))
|
|
|
|
(rule "Minimum Non-plated Hole Size"
|
|
(constraint hole_size (min 0.5mm))
|
|
(condition "A.Type == 'pad' && !A.isPlated()"))
|
|
|
|
(rule "Pad to Track clearance"
|
|
(constraint clearance (min 0.1mm))
|
|
(condition "A.isPlated() && A.Type != 'Via' && B.Type == 'track'"))
|