The PIO has an internal synchronizer on each GPIO input which adds two cycles of delay. This prevents metastabilities in the PIO logic (see RP2040 datasheet p. 374f). For high speed synchronous interfaces such as SPI this needs to be disabled to reduce input delay. Signed-off-by: Matthias Blankertz <matthias@blankertz.org>