Initial AVR board schematic

2015-06-22 19:11:35 +02:00
parent d13d5e7ad1
commit 5c70013108
7 changed files with 1272 additions and 0 deletions
--- a/schem/.gitignore
+++ b/schem/.gitignore
@@ -0,0 +1,6 @@
+\#*\#
+*~
+*-
+*.net
+*.cmd
+*.new.pcb
--- a/schem/avr_board.sch
+++ b/schem/avr_board.sch
@@ -0,0 +1,433 @@
+v 20130925 2
+C 47000 44000 1 0 0 atmega164-644.sym
+{
+T 51000 48800 5 10 1 1 0 6 1
+refdes=U1
+T 47400 49000 5 10 0 0 0 0 1
+device=ATMEGA164/324/644
+T 47400 49200 5 10 0 0 0 0 1
+footprint=DIP40
+}
+C 48300 42800 1 90 0 capacitor-1.sym
+{
+T 47600 43000 5 10 0 0 90 0 1
+device=CAPACITOR
+T 48000 43500 5 10 1 1 180 0 1
+refdes=C2
+T 47400 43000 5 10 0 0 90 0 1
+symversion=0.1
+T 47500 43000 5 10 1 1 0 0 1
+value=100 nF
+T 48300 42800 5 10 0 1 0 0 1
+footprint=ACY100
+}
+C 48000 42400 1 0 0 gnd-1.sym
+N 48100 42800 48100 42700 4
+N 48100 43700 48100 43900 4
+C 46400 46100 1 0 0 gnd-1.sym
+N 47100 46500 46500 46500 4
+N 46500 46500 46500 46400 4
+N 46500 48900 46500 46700 4
+N 46500 46700 47100 46700 4
+N 43800 47500 47100 47500 4
+{
+T 43800 47500 5 10 1 1 0 0 1
+netname=PROG_MOSI
+}
+N 47100 47300 43800 47300 4
+{
+T 43800 47300 5 10 1 1 0 0 1
+netname=PROG_MISO
+}
+N 43800 47100 47100 47100 4
+{
+T 43800 47100 5 10 1 1 0 0 1
+netname=PROG_SCK
+}
+N 47100 46900 43800 46900 4
+{
+T 43800 46900 5 10 1 1 0 0 1
+netname=RESET
+}
+C 49200 42800 1 90 0 capacitor-1.sym
+{
+T 48500 43000 5 10 0 0 90 0 1
+device=CAPACITOR
+T 48300 43000 5 10 0 0 90 0 1
+symversion=0.1
+T 48900 43500 5 10 1 1 180 0 1
+refdes=C3
+T 48400 43000 5 10 1 1 0 0 1
+value=100 nF
+T 49200 42800 5 10 0 1 0 0 1
+footprint=ACY100
+}
+C 48900 42400 1 0 0 gnd-1.sym
+N 49000 42800 49000 42700 4
+N 49000 43700 49000 43900 4
+C 51500 45400 1 0 0 gnd-1.sym
+N 51300 46700 51600 46700 4
+N 51600 46700 51600 45700 4
+N 51300 46500 52000 46500 4
+N 52000 46500 52000 47200 4
+C 52600 45900 1 90 0 capacitor-1.sym
+{
+T 51900 46100 5 10 0 0 90 0 1
+device=CAPACITOR
+T 51700 46100 5 10 0 0 90 0 1
+symversion=0.1
+T 52300 46600 5 10 1 1 180 0 1
+refdes=C4
+T 51800 46100 5 10 1 1 0 0 1
+value=100 nF
+T 52600 45900 5 10 0 1 0 0 1
+footprint=ACY100
+}
+N 51300 46900 52400 46900 4
+N 52400 46900 52400 46800 4
+N 52400 45900 51600 45900 4
+N 44100 45700 47100 45700 4
+{
+T 44600 45700 5 10 1 1 0 0 1
+netname=MODEM_TXD
+}
+N 38800 44800 40100 44800 4
+{
+T 38800 44800 5 10 1 1 0 0 1
+netname=SIM300_RXD
+}
+N 38800 45100 40100 45100 4
+{
+T 38800 45100 5 10 1 1 0 0 1
+netname=SIM300_TXD
+}
+N 44500 45900 47100 45900 4
+{
+T 44600 45900 5 10 1 1 0 0 1
+netname=MODEM_RXD
+}
+N 38800 44500 40300 44500 4
+{
+T 38800 44500 5 10 1 1 0 0 1
+netname=SIM300_RTS
+}
+N 38800 44200 40500 44200 4
+{
+T 38800 44200 5 10 1 1 0 0 1
+netname=SIM300_CTS
+}
+N 38800 43900 40500 43900 4
+{
+T 38800 43900 5 10 1 1 0 0 1
+netname=SIM300_DTR
+}
+N 38800 43600 40700 43600 4
+{
+T 38800 43600 5 10 1 1 0 0 1
+netname=SIM300_DCD
+}
+N 38800 43300 40900 43300 4
+{
+T 38800 43300 5 10 1 1 0 0 1
+netname=SIM300_RI
+}
+N 44300 45100 47100 45100 4
+{
+T 44600 45100 5 10 1 1 0 0 1
+netname=MODEM_RTS
+}
+N 43900 44900 47100 44900 4
+{
+T 44600 44900 5 10 1 1 0 0 1
+netname=MODEM_CTS
+}
+C 53100 42500 1 0 0 MAX485-1.sym
+{
+T 53375 45750 5 10 0 0 0 0 1
+device=MAX487
+T 54200 43650 5 10 1 1 0 0 1
+refdes=U2
+T 53375 44950 5 10 0 0 0 0 1
+footprint=SO8
+}
+C 40200 48600 1 0 0 header6-2.sym
+{
+T 40500 50300 5 10 0 0 0 0 1
+device=HEADER6
+T 40800 49900 5 10 1 1 0 0 1
+refdes=J1
+T 40700 48400 5 10 1 1 0 0 1
+value=ISP
+T 40200 48600 5 10 0 0 0 0 1
+footprint=HEADER6_1
+}
+C 41600 48400 1 0 0 gnd-1.sym
+N 41700 48700 41700 48800 4
+N 41700 48800 41600 48800 4
+N 41600 49600 41700 49600 4
+N 41700 49600 41700 49800 4
+N 41600 49200 43300 49200 4
+{
+T 41800 49200 5 10 1 1 0 0 1
+netname=PROG_MOSI
+}
+N 40200 49600 38800 49600 4
+{
+T 39100 49600 5 10 1 1 0 0 1
+netname=PROG_MISO
+}
+N 40200 48800 38800 48800 4
+{
+T 39100 48800 5 10 1 1 0 0 1
+netname=RESET
+}
+N 40200 49200 38800 49200 4
+{
+T 39100 49200 5 10 1 1 0 0 1
+netname=PROG_SCK
+}
+C 44400 51900 1 90 0 resistor-2.sym
+{
+T 44050 52300 5 10 0 0 90 0 1
+device=RESISTOR
+T 44100 52600 5 10 1 1 180 0 1
+refdes=R1
+T 43800 52100 5 10 1 1 0 0 1
+value=10k
+T 44400 51900 5 10 0 0 0 0 1
+footprint=ACY300
+}
+C 44500 50800 1 90 0 capacitor-1.sym
+{
+T 43800 51000 5 10 0 0 90 0 1
+device=CAPACITOR
+T 44200 51500 5 10 1 1 180 0 1
+refdes=C1
+T 43600 51000 5 10 0 0 90 0 1
+symversion=0.1
+T 43800 51000 5 10 1 1 0 0 1
+value=47 nF
+T 44500 50800 5 10 0 0 0 0 1
+footprint=RCY100
+}
+N 44300 51700 44300 51900 4
+N 44300 51800 45300 51800 4
+{
+T 44600 51800 5 10 1 1 0 0 1
+netname=RESET
+}
+C 41500 49800 1 0 0 5V-plus-1.sym
+C 47900 43900 1 0 0 5V-plus-1.sym
+C 48800 43900 1 0 0 5V-plus-1.sym
+C 51800 47200 1 0 0 5V-plus-1.sym
+N 44300 52800 44300 53000 4
+C 44100 53000 1 0 0 5V-plus-1.sym
+C 44200 50400 1 0 0 gnd-1.sym
+N 44300 50700 44300 50800 4
+C 46300 48900 1 0 0 5V-plus-1.sym
+N 47100 45300 44600 45300 4
+{
+T 44600 45300 5 10 1 1 0 0 1
+netname=DMX_TX
+}
+C 41300 43900 1 0 0 74HC4050.sym
+{
+T 42295 46795 5 10 0 0 0 0 1
+device=74HC4050
+T 42295 46995 5 10 0 0 0 0 1
+footprint=DIP16
+T 42095 43895 5 10 1 1 0 0 1
+refdes=U3
+T 42295 47393 5 10 0 0 0 0 1
+net=+5V:1
+}
+C 42700 40700 1 0 1 74HC4050.sym
+{
+T 41705 43595 5 10 0 0 0 6 1
+device=74HC4050
+T 41705 43795 5 10 0 0 0 6 1
+footprint=DIP16
+T 41905 40695 5 10 1 1 0 6 1
+refdes=U4
+T 41705 44193 5 10 0 0 0 6 1
+net=Vsim_ref:1
+}
+C 37100 42800 1 0 0 connector9-1.sym
+{
+T 37200 46300 5 10 0 0 0 0 1
+device=CONNECTOR_9
+T 37200 45700 5 10 1 1 0 0 1
+refdes=J2
+T 37100 42600 5 10 1 1 0 0 1
+value=SIM300
+T 37100 42800 5 10 0 0 0 0 1
+footprint=JUMPER9
+}
+C 38800 42600 1 0 0 gnd-1.sym
+N 38800 43000 38900 43000 4
+N 38900 43000 38900 42900 4
+C 38700 45500 1 0 0 generic-power.sym
+{
+T 38900 45750 5 10 1 1 0 3 1
+net=Vsim_ref:1
+}
+N 38900 45500 38900 45400 4
+N 38900 45400 38800 45400 4
+N 40100 45100 40100 46200 4
+N 40100 46200 41300 46200 4
+N 40500 44200 40500 45800 4
+N 40500 45800 41300 45800 4
+N 40700 43600 40700 45400 4
+N 40700 45400 41300 45400 4
+N 40900 43300 40900 45000 4
+N 40900 45000 41300 45000 4
+N 40100 44800 40100 43000 4
+N 40100 43000 41300 43000 4
+N 40300 44500 40300 42600 4
+N 40300 42600 41300 42600 4
+N 40500 43900 40500 42200 4
+N 40500 42200 41300 42200 4
+N 44500 45900 44500 46200 4
+N 44500 46200 42700 46200 4
+N 44100 45700 44100 43000 4
+N 44100 43000 42700 43000 4
+N 44300 45100 44300 42600 4
+N 44300 42600 42700 42600 4
+N 43900 44900 43900 45800 4
+N 43900 45800 42700 45800 4
+C 54200 40900 1 90 0 capacitor-1.sym
+{
+T 53500 41100 5 10 0 0 90 0 1
+device=CAPACITOR
+T 53300 41100 5 10 0 0 90 0 1
+symversion=0.1
+T 53900 41600 5 10 1 1 180 0 1
+refdes=C6
+T 53400 41100 5 10 1 1 0 0 1
+value=100 nF
+T 54200 40900 5 10 0 1 0 0 1
+footprint=ACY100
+}
+C 53900 40500 1 0 0 gnd-1.sym
+N 54000 40900 54000 40800 4
+N 54000 41800 54000 42000 4
+C 53800 42000 1 0 0 5V-plus-1.sym
+C 54600 44100 1 0 0 5V-plus-1.sym
+C 54700 42300 1 0 0 gnd-1.sym
+N 54700 42700 55300 42700 4
+N 54800 42700 54800 42600 4
+N 54700 43300 54800 43300 4
+N 54800 43300 54800 44100 4
+C 58200 42300 1 0 1 connector5-1.sym
+{
+T 56400 43800 5 10 0 0 0 6 1
+device=CONNECTOR_5
+T 58100 44000 5 10 1 1 0 6 1
+refdes=CONN3
+T 57500 42100 5 10 1 1 0 0 1
+value=DMX_OUT
+T 58200 42300 5 10 0 0 0 0 1
+footprint=JUMPER5
+}
+N 56500 43700 55300 43700 4
+N 55300 43700 55300 42700 4
+N 54700 43100 55500 43100 4
+N 55500 43100 55500 43400 4
+N 55500 43400 56500 43400 4
+{
+T 55700 43400 5 10 1 1 0 0 1
+netname=DMX_D-
+}
+N 54700 42900 55700 42900 4
+N 55700 42900 55700 43100 4
+N 55700 43100 56500 43100 4
+{
+T 55700 43100 5 10 1 1 0 0 1
+netname=DMX_D+
+}
+N 53100 43100 52900 43100 4
+N 52900 42900 52900 44000 4
+N 52900 44000 54800 44000 4
+N 53100 42900 52900 42900 4
+N 53100 42700 51900 42700 4
+{
+T 51900 42700 5 10 1 1 0 0 1
+netname=DMX_TX
+}
+N 47100 45500 44600 45500 4
+{
+T 44600 45500 5 10 1 1 0 0 1
+netname=DBG_RX
+}
+C 46700 40800 1 0 0 connector3-1.sym
+{
+T 48500 41700 5 10 0 0 0 0 1
+device=CONNECTOR_3
+T 46700 41900 5 10 1 1 0 0 1
+refdes=CONN2
+T 46700 40600 5 10 1 1 0 0 1
+value=DEBUG
+T 46700 40800 5 10 0 0 0 0 1
+footprint=JUMPER3
+}
+C 48400 40600 1 0 0 gnd-1.sym
+N 48500 40900 48500 41000 4
+N 48500 41000 48400 41000 4
+N 48400 41300 49500 41300 4
+{
+T 48700 41300 5 10 1 1 0 0 1
+netname=DMX_TX
+}
+N 48400 41600 49500 41600 4
+{
+T 48700 41600 5 10 1 1 0 0 1
+netname=DBG_RX
+}
+T 48700 41100 9 10 1 0 0 0 1
+DMX_TX is also DBG_TX
+C 47200 50800 1 0 0 connector2-1.sym
+{
+T 47400 51800 5 10 0 0 0 0 1
+device=CONNECTOR_2
+T 47200 51600 5 10 1 1 0 0 1
+refdes=CONN1
+T 47200 50600 5 10 1 1 0 0 1
+value=POWER
+T 47200 50800 5 10 0 0 0 0 1
+footprint=JUMPER2
+}
+C 49700 50200 1 0 0 gnd-1.sym
+C 49600 51600 1 270 0 capacitor-2.sym
+{
+T 50300 51400 5 10 0 0 270 0 1
+device=POLARIZED_CAPACITOR
+T 50100 51300 5 10 1 1 0 0 1
+refdes=C5
+T 50500 51400 5 10 0 0 270 0 1
+symversion=0.1
+T 50000 50900 5 10 1 1 0 0 1
+value=10µF
+T 49600 51600 5 10 0 0 0 0 1
+footprint=ACY100
+}
+N 48900 51000 49100 51000 4
+N 49100 51000 49100 50600 4
+N 49100 50600 49800 50600 4
+N 49800 50500 49800 50700 4
+C 49600 51800 1 0 0 5V-plus-1.sym
+N 49800 51600 49800 51800 4
+N 49800 51700 49100 51700 4
+N 49100 51700 49100 51300 4
+N 49100 51300 48900 51300 4
+C 35400 38900 1 0 0 title-A2.sym
+T 51700 39300 9 10 1 0 0 0 1
+avr_board
+T 51700 39000 9 10 1 0 0 0 1
+1
+T 53200 39000 9 10 1 0 0 0 1
+1
+T 55500 39300 9 10 1 0 0 0 1
+1
+T 56500 39000 9 10 1 0 0 0 2
+Matthias Blankertz 
+<matthias@blankertz.org>
--- a/schem/gafrc
+++ b/schem/gafrc
@@ -0,0 +1,2 @@
+(component-library "syms")
+
--- a/schem/syms/74HC4050.sym
+++ b/schem/syms/74HC4050.sym
@@ -0,0 +1,151 @@
+v 20130925 2
+L 300 2500 300 200 3 0 0 0 -1 -1
+L 300 200 1100 200 3 0 0 0 -1 -1
+L 1100 200 1100 2500 3 0 0 0 -1 -1
+L 1100 2500 300 2500 3 0 0 0 -1 -1
+P 0 1900 300 1900 1 0 0
+{
+T 100 1900 5 10 0 0 0 0 1
+pintype=in
+T 355 1895 5 10 1 1 0 0 1
+pinlabel=A2
+T 205 1945 5 10 1 1 0 6 1
+pinnumber=5
+T 100 1900 5 10 0 0 0 0 1
+pinseq=2
+}
+P 0 2300 300 2300 1 0 0
+{
+T 100 2300 5 10 0 0 0 0 1
+pintype=in
+T 355 2295 5 10 1 1 0 0 1
+pinlabel=A1
+T 205 2345 5 10 1 1 0 6 1
+pinnumber=3
+T 100 2300 5 10 0 0 0 0 1
+pinseq=1
+}
+P 0 1500 300 1500 1 0 0
+{
+T 100 1500 5 10 0 0 0 0 1
+pintype=in
+T 355 1495 5 10 1 1 0 0 1
+pinlabel=A3
+T 205 1545 5 10 1 1 0 6 1
+pinnumber=7
+T 100 1500 5 10 0 0 0 0 1
+pinseq=4
+}
+P 0 1100 300 1100 1 0 0
+{
+T 100 1100 5 10 0 0 0 0 1
+pintype=in
+T 355 1095 5 10 1 1 0 0 1
+pinlabel=A4
+T 205 1145 5 10 1 1 0 6 1
+pinnumber=9
+T 100 1100 5 10 0 0 0 0 1
+pinseq=5
+}
+P 0 700 300 700 1 0 0
+{
+T 100 700 5 10 0 0 0 0 1
+pintype=in
+T 355 695 5 10 1 1 0 0 1
+pinlabel=A5
+T 300 745 5 10 1 1 0 6 1
+pinnumber=11
+T 100 700 5 10 0 0 0 0 1
+pinseq=6
+}
+P 0 300 300 300 1 0 0
+{
+T 100 300 5 10 0 0 0 0 1
+pintype=in
+T 355 295 5 10 1 1 0 0 1
+pinlabel=A6
+T 300 345 5 10 1 1 0 6 1
+pinnumber=14
+T 100 300 5 10 0 0 0 0 1
+pinseq=7
+}
+P 1400 2300 1100 2300 1 0 0
+{
+T 1300 2300 5 10 0 0 0 0 1
+pintype=out
+T 1045 2295 5 10 1 1 0 6 1
+pinlabel=Y1
+T 1195 2345 5 10 1 1 0 0 1
+pinnumber=2
+T 1300 2300 5 10 0 0 0 0 1
+pinseq=8
+}
+P 1400 1900 1100 1900 1 0 0
+{
+T 1300 1900 5 10 0 0 0 0 1
+pintype=out
+T 1045 1895 5 10 1 1 0 6 1
+pinlabel=Y2
+T 1195 1945 5 10 1 1 0 0 1
+pinnumber=4
+T 1300 1900 5 10 0 0 0 0 1
+pinseq=9
+}
+P 1400 1500 1100 1500 1 0 0
+{
+T 1300 1500 5 10 0 0 0 0 1
+pintype=out
+T 1045 1495 5 10 1 1 0 6 1
+pinlabel=Y3
+T 1195 1545 5 10 1 1 0 0 1
+pinnumber=6
+T 1300 1500 5 10 0 0 0 0 1
+pinseq=10
+}
+P 1400 1100 1100 1100 1 0 0
+{
+T 1300 1100 5 10 0 0 0 0 1
+pintype=out
+T 1045 1095 5 10 1 1 0 6 1
+pinlabel=Y4
+T 1100 1145 5 10 1 1 0 0 1
+pinnumber=10
+T 1300 1100 5 10 0 0 0 0 1
+pinseq=11
+}
+P 1400 700 1100 700 1 0 0
+{
+T 1300 700 5 10 0 0 0 0 1
+pintype=out
+T 1045 695 5 10 1 1 0 6 1
+pinlabel=Y5
+T 1100 745 5 10 1 1 0 0 1
+pinnumber=12
+T 1300 700 5 10 0 0 0 0 1
+pinseq=13
+}
+P 1400 300 1100 300 1 0 0
+{
+T 1300 300 5 10 0 0 0 0 1
+pintype=out
+T 1045 295 5 10 1 1 0 6 1
+pinlabel=Y6
+T 1100 345 5 10 1 1 0 0 1
+pinnumber=15
+T 1300 300 5 10 0 0 0 0 1
+pinseq=14
+}
+T 995 2895 8 10 0 0 0 0 1
+device=74HC4050
+T 995 3095 8 10 0 0 0 0 1
+footprint=DIP16
+T 795 -5 8 10 1 1 0 0 1
+refdes=U?
+T 995 3293 8 10 0 0 0 0 1
+numslots=0
+T 800 2600 9 10 1 0 0 0 1
+74HC4050
+T 995 3493 8 10 0 0 0 0 1
+net=VCC:1
+T 995 3693 8 10 0 0 0 0 1
+net=GND:8
--- a/schem/syms/MAX485-1.sym
+++ b/schem/syms/MAX485-1.sym
@@ -0,0 +1,136 @@
+v 20110115 2
+B 300 0 1000 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 275 3250 5 10 0 0 0 0 1
+device=MAX485
+T 1100 1150 8 10 1 1 0 0 1
+refdes=U?
+T 275 2450 5 10 0 0 0 0 1
+footprint=so8
+T 300 1150 9 10 1 0 0 0 1
+MAX485
+T 275 1850 5 10 0 0 0 0 1
+author=Anton Dubniak <twister@tfsoft.org.ua>
+T 275 2250 5 10 0 0 0 0 1
+numslots=0
+T 275 1650 5 10 0 0 0 0 1
+dist-license=GPL
+T 275 1450 5 10 0 0 0 0 1
+use-license=unlimited
+T 275 3050 5 10 0 0 0 0 1
+description=Low-Power,  Half-Duplex RS-485 Transceiver
+T 275 2850 5 10 0 0 0 0 1
+documentation=http://datasheets.maxim-ic.com/en/ds/MAX1487-MAX491.pdf
+P 0 200 300 200 1 0 0
+{
+T 205 245 5 8 1 1 0 6 1
+pinnumber=4
+T 425 375 5 8 0 1 0 8 1
+pinseq=4
+T 330 220 9 8 1 1 0 0 1
+pinlabel=DI
+T 450 375 5 8 0 1 0 2 1
+pintype=in
+}
+P 0 400 300 400 1 0 0
+{
+T 205 445 5 8 1 1 0 6 1
+pinnumber=3
+T 425 575 5 8 0 1 0 8 1
+pinseq=3
+T 330 420 9 8 1 1 0 0 1
+pinlabel=DE
+T 450 575 5 8 0 1 0 2 1
+pintype=in
+}
+L 675 200 525 75 3 0 0 0 -1 -1
+L 675 200 525 325 3 0 0 0 -1 -1
+L 525 200 300 200 3 0 0 0 -1 -1
+L 525 75 525 325 3 0 0 0 -1 -1
+L 300 400 600 400 3 0 0 0 -1 -1
+L 600 400 600 275 3 0 0 0 -1 -1
+V 650 250 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+L 675 675 675 925 3 0 0 0 -1 -1
+L 525 800 675 675 3 0 0 0 -1 -1
+L 525 800 675 925 3 0 0 0 -1 -1
+V 700 725 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 0 800 300 800 1 0 0
+{
+T 205 845 5 8 1 1 0 6 1
+pinnumber=1
+T 425 975 5 8 0 1 0 8 1
+pinseq=1
+T 330 820 9 8 1 1 0 0 1
+pinlabel=RO
+T 450 975 5 8 0 1 0 2 1
+pintype=out
+}
+P 0 600 200 600 1 0 0
+{
+T 205 645 5 8 1 1 0 6 1
+pinnumber=2
+T 200 550 5 8 0 1 0 8 1
+pinseq=2
+T 330 620 9 8 1 1 0 0 1
+pinlabel=\_RE\_
+T 350 600 5 8 0 1 0 2 1
+pintype=in
+}
+V 250 600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+L 675 250 800 250 3 0 0 0 -1 -1
+L 800 250 800 725 3 0 0 0 -1 -1
+L 725 725 800 725 3 0 0 0 -1 -1
+L 600 125 925 125 3 0 0 0 -1 -1
+L 925 125 925 875 3 0 0 0 -1 -1
+L 675 875 925 875 3 0 0 0 -1 -1
+L 525 800 300 800 3 0 0 0 -1 -1
+V 600 700 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+L 300 600 600 600 3 0 0 0 -1 -1
+L 600 600 600 675 3 0 0 0 -1 -1
+P 1600 200 1300 200 1 0 0
+{
+T 1395 245 5 8 1 1 0 0 1
+pinnumber=5
+T 1175 375 5 8 0 1 0 2 1
+pinseq=5
+T 1270 195 9 8 1 1 0 6 1
+pinlabel=GND
+T 1150 375 5 8 0 1 0 8 1
+pintype=pwr
+}
+P 1600 800 1300 800 1 0 0
+{
+T 1395 845 5 8 1 1 0 0 1
+pinnumber=8
+T 1175 975 5 8 0 1 0 2 1
+pinseq=8
+T 1270 820 9 8 1 1 0 6 1
+pinlabel=Vcc
+T 1150 975 5 8 0 1 0 8 1
+pintype=pwr
+}
+P 1600 600 1300 600 1 0 0
+{
+T 1395 645 5 8 1 1 0 0 1
+pinnumber=7
+T 1175 775 5 8 0 1 0 2 1
+pinseq=7
+T 1270 620 9 8 1 1 0 6 1
+pinlabel=B
+T 1150 775 5 8 0 1 0 8 1
+pintype=io
+}
+P 1600 400 1300 400 1 0 0
+{
+T 1395 445 5 8 1 1 0 0 1
+pinnumber=6
+T 1175 575 5 8 0 1 0 2 1
+pinseq=6
+T 1270 420 9 8 1 1 0 6 1
+pinlabel=A
+T 1150 575 5 8 0 1 0 8 1
+pintype=io
+}
+L 1300 600 800 600 3 0 0 0 -1 -1
+L 1300 400 925 400 3 0 0 0 -1 -1
+V 800 600 25 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
+V 925 400 25 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
--- a/schem/syms/atmega164-644.sym
+++ b/schem/syms/atmega164-644.sym
@@ -0,0 +1,463 @@
+v 20110115 2
+P 100 4500 400 4500 1 0 0
+{
+T 300 4550 5 8 1 1 0 6 1
+pinnumber=1
+T 300 4450 5 8 0 1 0 8 1
+pinseq=1
+T 450 4500 9 8 1 1 0 0 1
+pinlabel=PB0(XCK0/T0/PCINT8)
+T 450 4500 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 4300 400 4300 1 0 0
+{
+T 300 4350 5 8 1 1 0 6 1
+pinnumber=2
+T 300 4250 5 8 0 1 0 8 1
+pinseq=2
+T 450 4300 9 8 1 1 0 0 1
+pinlabel=PB1(CLKO/T1/PCINT9)
+T 450 4300 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 4100 400 4100 1 0 0
+{
+T 300 4150 5 8 1 1 0 6 1
+pinnumber=3
+T 300 4050 5 8 0 1 0 8 1
+pinseq=3
+T 450 4100 9 8 1 1 0 0 1
+pinlabel=PB2(INT2/AIN0/PCINT10)
+T 450 4100 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 3900 400 3900 1 0 0
+{
+T 300 3950 5 8 1 1 0 6 1
+pinnumber=4
+T 300 3850 5 8 0 1 0 8 1
+pinseq=4
+T 450 3900 9 8 1 1 0 0 1
+pinlabel=PB3(OC0A/AIN1/PCINT11)
+T 450 3900 5 8 0 1 0 2 1
+pintype=io
+}
+V 350 2900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 100 3700 400 3700 1 0 0
+{
+T 300 3750 5 8 1 1 0 6 1
+pinnumber=5
+T 300 3650 5 8 0 1 0 8 1
+pinseq=5
+T 450 3700 9 8 1 1 0 0 1
+pinlabel=PB4(OC0B/\_SS\_/PCINT12)
+T 450 3700 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 3500 400 3500 1 0 0
+{
+T 300 3550 5 8 1 1 0 6 1
+pinnumber=6
+T 300 3450 5 8 0 1 0 8 1
+pinseq=6
+T 450 3500 9 8 1 1 0 0 1
+pinlabel=PB5(MOSI/PCINT13)
+T 450 3500 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 3300 400 3300 1 0 0
+{
+T 300 3350 5 8 1 1 0 6 1
+pinnumber=7
+T 300 3250 5 8 0 1 0 8 1
+pinseq=7
+T 450 3300 9 8 1 1 0 0 1
+pinlabel=PB6(MISO/PCINT14)
+T 450 3300 5 8 0 1 0 2 1
+pintype=io
+}
+L 500 2300 400 2375 3 0 0 0 -1 -1
+L 500 2300 400 2225 3 0 0 0 -1 -1
+P 100 3100 400 3100 1 0 0
+{
+T 300 3150 5 8 1 1 0 6 1
+pinnumber=8
+T 300 3050 5 8 0 1 0 8 1
+pinseq=8
+T 450 3100 9 8 1 1 0 0 1
+pinlabel=PB7(SCK/PCINT15)
+T 450 3100 5 8 0 1 0 2 1
+pintype=io
+}
+L 500 2100 400 2175 3 0 0 0 -1 -1
+L 500 2100 400 2025 3 0 0 0 -1 -1
+P 100 2900 300 2900 1 0 0
+{
+T 300 2950 5 8 1 1 0 6 1
+pinnumber=9
+T 300 2850 5 8 0 1 0 8 1
+pinseq=9
+T 450 2900 9 8 1 1 0 0 1
+pinlabel=\_RESET\_
+T 450 2900 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 2700 400 2700 1 0 0
+{
+T 300 2750 5 8 1 1 0 6 1
+pinnumber=10
+T 300 2650 5 8 0 1 0 8 1
+pinseq=10
+T 450 2700 9 8 1 1 0 0 1
+pinlabel=VCC
+T 450 2700 5 8 0 1 0 2 1
+pintype=pwr
+}
+P 100 2500 400 2500 1 0 0
+{
+T 300 2550 5 8 1 1 0 6 1
+pinnumber=11
+T 300 2450 5 8 0 1 0 8 1
+pinseq=11
+T 450 2500 9 8 1 1 0 0 1
+pinlabel=GND
+T 450 2500 5 8 0 1 0 2 1
+pintype=pwr
+}
+P 100 2300 400 2300 1 0 0
+{
+T 300 2350 5 8 1 1 0 6 1
+pinnumber=12
+T 300 2250 5 8 0 1 0 8 1
+pinseq=12
+T 500 2300 9 8 1 1 0 0 1
+pinlabel=XTAL2
+T 450 2300 5 8 0 1 0 2 1
+pintype=out
+}
+P 100 2100 400 2100 1 0 0
+{
+T 300 2150 5 8 1 1 0 6 1
+pinnumber=13
+T 300 2050 5 8 0 1 0 8 1
+pinseq=13
+T 500 2100 9 8 1 1 0 0 1
+pinlabel=XTAL1
+T 450 2100 5 8 0 1 0 2 1
+pintype=in
+}
+P 100 1900 400 1900 1 0 0
+{
+T 300 1950 5 8 1 1 0 6 1
+pinnumber=14
+T 300 1850 5 8 0 1 0 8 1
+pinseq=14
+T 450 1900 9 8 1 1 0 0 1
+pinlabel=PD0(RXD0/PCINT24)
+T 450 1900 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 1700 400 1700 1 0 0
+{
+T 300 1750 5 8 1 1 0 6 1
+pinnumber=15
+T 300 1650 5 8 0 1 0 8 1
+pinseq=15
+T 450 1700 9 8 1 1 0 0 1
+pinlabel=PD1(TXD0/PCINT25)
+T 450 1700 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 1500 400 1500 1 0 0
+{
+T 300 1550 5 8 1 1 0 6 1
+pinnumber=16
+T 300 1450 5 8 0 1 0 8 1
+pinseq=16
+T 450 1500 9 8 1 1 0 0 1
+pinlabel=PD2(RXD1/INT0/PCINT26)
+T 450 1500 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 1300 400 1300 1 0 0
+{
+T 300 1350 5 8 1 1 0 6 1
+pinnumber=17
+T 300 1250 5 8 0 1 0 8 1
+pinseq=17
+T 450 1300 9 8 1 1 0 0 1
+pinlabel=PD3(TXD1/INT1/PCINT27)
+T 450 1300 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 1100 400 1100 1 0 0
+{
+T 300 1150 5 8 1 1 0 6 1
+pinnumber=18
+T 300 1050 5 8 0 1 0 8 1
+pinseq=18
+T 450 1100 9 8 1 1 0 0 1
+pinlabel=PD4(XCK1/OC1B/PCINT28)
+T 450 1100 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 900 400 900 1 0 0
+{
+T 300 950 5 8 1 1 0 6 1
+pinnumber=19
+T 300 850 5 8 0 1 0 8 1
+pinseq=19
+T 450 900 9 8 1 1 0 0 1
+pinlabel=PD5(OC1A/PCINT29)
+T 450 900 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 700 400 700 1 0 0
+{
+T 300 750 5 8 1 1 0 6 1
+pinnumber=20
+T 300 650 5 8 0 1 0 8 1
+pinseq=20
+T 450 700 9 8 1 1 0 0 1
+pinlabel=PD6(OC2B/ICP/PCINT30)
+T 450 700 5 8 0 1 0 2 1
+pintype=io
+}
+P 4300 700 4000 700 1 0 0
+{
+T 4095 745 5 8 1 1 0 0 1
+pinnumber=21
+T 4100 650 5 8 0 1 0 2 1
+pinseq=40
+T 3945 695 9 8 1 1 0 6 1
+pinlabel=(OC2A/PCINT31)PD7
+T 3950 700 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 900 4000 900 1 0 0
+{
+T 4095 945 5 8 1 1 0 0 1
+pinnumber=22
+T 4100 850 5 8 0 1 0 2 1
+pinseq=39
+T 3945 895 9 8 1 1 0 6 1
+pinlabel=(SCL/PCINT16)PC0
+T 3950 900 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 4500 4000 4500 1 0 0
+{
+T 4100 4550 5 8 1 1 0 0 1
+pinnumber=40
+T 4100 4450 5 8 0 1 0 2 1
+pinseq=21
+T 3950 4500 9 8 1 1 0 6 1
+pinlabel=(ADC0/PCINT0)PA0
+T 3950 4500 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 4300 4000 4300 1 0 0
+{
+T 4100 4350 5 8 1 1 0 0 1
+pinnumber=39
+T 4100 4250 5 8 0 1 0 2 1
+pinseq=22
+T 3950 4300 9 8 1 1 0 6 1
+pinlabel=(ADC1/PCINT1)PA1
+T 3950 4300 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 4100 4000 4100 1 0 0
+{
+T 4100 4150 5 8 1 1 0 0 1
+pinnumber=38
+T 4100 4050 5 8 0 1 0 2 1
+pinseq=23
+T 3950 4100 9 8 1 1 0 6 1
+pinlabel=(ADC2/PCINT2)PA2
+T 3950 4100 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 3900 4000 3900 1 0 0
+{
+T 4100 3950 5 8 1 1 0 0 1
+pinnumber=37
+T 4100 3850 5 8 0 1 0 2 1
+pinseq=24
+T 3950 3900 9 8 1 1 0 6 1
+pinlabel=(ADC3/PCINT3)PA3
+T 3950 3900 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 3700 4000 3700 1 0 0
+{
+T 4100 3750 5 8 1 1 0 0 1
+pinnumber=36
+T 4100 3650 5 8 0 1 0 2 1
+pinseq=25
+T 3950 3700 9 8 1 1 0 6 1
+pinlabel=(ADC4/PCINT4)PA4
+T 3950 3700 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 3500 4000 3500 1 0 0
+{
+T 4100 3550 5 8 1 1 0 0 1
+pinnumber=35
+T 4100 3450 5 8 0 1 0 2 1
+pinseq=26
+T 3950 3500 9 8 1 1 0 6 1
+pinlabel=(ADC5/PCINT5)PA5
+T 3950 3500 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 3300 4000 3300 1 0 0
+{
+T 4100 3350 5 8 1 1 0 0 1
+pinnumber=34
+T 4100 3250 5 8 0 1 0 2 1
+pinseq=27
+T 3950 3300 9 8 1 1 0 6 1
+pinlabel=(ADC6/PCINT6)PA6
+T 3950 3300 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 3100 4000 3100 1 0 0
+{
+T 4100 3150 5 8 1 1 0 0 1
+pinnumber=33
+T 4100 3050 5 8 0 1 0 2 1
+pinseq=28
+T 3950 3100 9 8 1 1 0 6 1
+pinlabel=(ADC7/PCINT7)PA7
+T 3950 3100 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 2900 4000 2900 1 0 0
+{
+T 4100 2950 5 8 1 1 0 0 1
+pinnumber=32
+T 4100 2850 5 8 0 1 0 2 1
+pinseq=29
+T 3950 2900 9 8 1 1 0 6 1
+pinlabel=AREF
+T 3950 2900 5 8 0 1 0 8 1
+pintype=pas
+}
+P 4300 2700 4000 2700 1 0 0
+{
+T 4100 2750 5 8 1 1 0 0 1
+pinnumber=31
+T 4100 2650 5 8 0 1 0 2 1
+pinseq=30
+T 3950 2700 9 8 1 1 0 6 1
+pinlabel=GND
+T 3950 2700 5 8 0 1 0 8 1
+pintype=pwr
+}
+P 4300 2500 4000 2500 1 0 0
+{
+T 4100 2550 5 8 1 1 0 0 1
+pinnumber=30
+T 4100 2450 5 8 0 1 0 2 1
+pinseq=31
+T 3950 2500 9 8 1 1 0 6 1
+pinlabel=AVCC
+T 3950 2500 5 8 0 1 0 8 1
+pintype=pwr
+}
+P 4300 2300 4000 2300 1 0 0
+{
+T 4100 2350 5 8 1 1 0 0 1
+pinnumber=29
+T 4100 2250 5 8 0 1 0 2 1
+pinseq=32
+T 3950 2300 9 8 1 1 0 6 1
+pinlabel=(TOSC2/PCINT23)PC7
+T 3950 2300 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 2100 4000 2100 1 0 0
+{
+T 4100 2150 5 8 1 1 0 0 1
+pinnumber=28
+T 4100 2050 5 8 0 1 0 2 1
+pinseq=33
+T 3950 2100 9 8 1 1 0 6 1
+pinlabel=(TOSC1/PCINT22)PC6
+T 3950 2100 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 1900 4000 1900 1 0 0
+{
+T 4100 1950 5 8 1 1 0 0 1
+pinnumber=27
+T 4100 1850 5 8 0 1 0 2 1
+pinseq=34
+T 3950 1900 9 8 1 1 0 6 1
+pinlabel=(TDI/PCINT21)PC5
+T 3950 1900 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 1700 4000 1700 1 0 0
+{
+T 4100 1750 5 8 1 1 0 0 1
+pinnumber=26
+T 4100 1650 5 8 0 1 0 2 1
+pinseq=35
+T 3950 1700 9 8 1 1 0 6 1
+pinlabel=(TDO/PCINT20)PC4
+T 3950 1700 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 1500 4000 1500 1 0 0
+{
+T 4100 1550 5 8 1 1 0 0 1
+pinnumber=25
+T 4100 1450 5 8 0 1 0 2 1
+pinseq=36
+T 3950 1500 9 8 1 1 0 6 1
+pinlabel=(TMS/PCINT19)PC3
+T 3950 1500 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 1300 4000 1300 1 0 0
+{
+T 4100 1350 5 8 1 1 0 0 1
+pinnumber=24
+T 4100 1250 5 8 0 1 0 2 1
+pinseq=37
+T 3950 1300 9 8 1 1 0 6 1
+pinlabel=(TCK/PCINT18)PC2
+T 3950 1300 5 8 0 1 0 8 1
+pintype=io
+}
+P 4300 1100 4000 1100 1 0 0
+{
+T 4100 1150 5 8 1 1 0 0 1
+pinnumber=23
+T 4100 1050 5 8 0 1 0 2 1
+pinseq=38
+T 3950 1100 9 8 1 1 0 6 1
+pinlabel=(SDA/PCINT17)PC1
+T 3950 1100 5 8 0 1 0 8 1
+pintype=io
+}
+B 400 600 3600 4100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 4000 4800 8 10 1 1 0 6 1
+refdes=U?
+T 400 4800 9 10 1 0 0 0 1
+ATMEGA164/324/644 PDIP
+T 400 5000 5 10 0 0 0 0 1
+device=ATMEGA164/324/644
+T 400 5200 5 10 0 0 0 0 1
+footprint=DIP40
+T 400 5400 5 10 0 0 0 0 1
+author=(C) Tobias Nadler
+T 400 5600 5 10 0 0 0 0 1
+documentation=http://www.atmel.com/Images/Atmel-8011-8-bit-AVR-Microcontroller-ATmega164P-324P-644P_summary.pdf
+T 400 5800 5 10 0 0 0 0 1
+description=Atmel 8-bit microcontroller ATmega164/ATmega324/ATmega644 in 40 pin P-DIP
+T 400 6000 5 10 0 0 0 0 1
+numslots=0
--- a/schem/syms/header6-2.sym
+++ b/schem/syms/header6-2.sym
@@ -0,0 +1,81 @@
+v 20080127 1
+P 0 1000 300 1000 1 0 0
+{
+T 100 1050 5 8 1 1 0 0 1
+pinnumber=1
+T 100 1050 9 8 0 1 0 0 1
+pinlabel=1
+T -1100 1150 5 8 0 0 0 0 1
+pinseq=1
+T -1100 1050 5 8 0 0 0 0 1
+pintype=pas
+}
+P 0 600 300 600 1 0 0
+{
+T 100 650 5 8 1 1 0 0 1
+pinnumber=3
+T 100 650 9 8 0 1 0 0 1
+pinlabel=3
+T -1100 750 5 8 0 0 0 0 1
+pinseq=3
+T -1100 650 5 8 0 0 0 0 1
+pintype=pas
+}
+P 0 200 300 200 1 0 0
+{
+T 100 250 5 8 1 1 0 0 1
+pinnumber=5
+T 100 250 9 8 0 1 0 0 1
+pinlabel=5
+T -1100 350 5 8 0 0 0 0 1
+pinseq=5
+T -1100 250 5 8 0 0 0 0 1
+pintype=pas
+}
+P 1100 600 1400 600 1 0 1
+{
+T 1250 650 5 8 1 1 0 0 1
+pinnumber=4
+T 1250 650 9 8 0 1 0 0 1
+pinlabel=4
+T 2050 750 5 8 0 0 0 0 1
+pinseq=4
+T 2050 650 5 8 0 0 0 0 1
+pintype=pas
+}
+P 1100 1000 1400 1000 1 0 1
+{
+T 1250 1050 5 8 1 1 0 0 1
+pinnumber=2
+T 1250 1050 9 8 0 1 0 0 1
+pinlabel=2
+T 2050 1150 5 8 0 0 0 0 1
+pinseq=2
+T 2050 1050 5 8 0 0 0 0 1
+pintype=pas
+}
+L 300 400 1100 400 3 0 0 0 -1 -1
+L 300 800 1100 800 3 0 0 0 -1 -1
+L 700 1200 700 0 3 0 0 0 -1 -1
+B 300 0 800 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 300 1700 5 10 0 0 0 0 1
+device=HEADER6
+T -1100 1000 5 10 0 1 0 0 1
+numslots=0
+T 300 1500 5 10 0 0 0 0 1
+description=Header 6 pins
+T 600 1300 8 10 1 1 0 0 1
+refdes=J?
+P 1100 200 1400 200 1 0 1
+{
+T 1250 250 5 8 1 1 0 0 1
+pinnumber=6
+T 1250 250 9 8 0 1 0 0 1
+pinlabel=6
+T 2050 350 5 8 0 0 0 0 1
+pinseq=6
+T 2050 250 5 8 0 0 0 0 1
+pintype=pas
+}
+T 300 1900 5 10 0 0 0 0 1
+author=David Griffith <davidgriffith@acm.org>