Improve some capacitors; Add 3V3 indicator LED
Chose some more sensible caps for the higher-value decoupling ones to actually reach the capacitance requested in the data sheet. Signed-off-by: Matthias Blankertz <matthias@blankertz.org>
This commit is contained in:
@@ -71,7 +71,7 @@
|
||||
# This rule handles diameter minimum and maximum for ALL holes.
|
||||
# Other specialized rules handle restrictions (e.g. Via, PTH, NPTH)
|
||||
(rule "Hole diameter"
|
||||
(constraint hole_size (min 0.2mm) (max 6.3mm))
|
||||
(constraint hole_size (min 0.3mm) (max 6.3mm))
|
||||
)
|
||||
|
||||
(rule "Hole (NPTH) diameter"
|
||||
@@ -101,10 +101,10 @@
|
||||
(constraint hole_to_hole (min 0.5mm))
|
||||
)
|
||||
|
||||
(rule "Clearance: via to via (perimeter), different nets"
|
||||
(layer outer)
|
||||
(condition "A.Net != B.Net && A.Type == 'Via' && B.Type == 'Via'")
|
||||
(constraint hole_to_hole (min 0.2mm))
|
||||
(rule "Clearance: via to via (perimeter), different nets"
|
||||
(layer outer)
|
||||
(condition "A.Net != B.Net && A.Type == 'Via' && B.Type == 'Via'")
|
||||
(constraint hole_to_hole (min 0.2mm))
|
||||
)
|
||||
|
||||
(rule "Clearance: hole to hole (perimeter), same net"
|
||||
|
||||
File diff suppressed because it is too large
Load Diff
@@ -1,6 +1,6 @@
|
||||
{
|
||||
"board": {
|
||||
"active_layer": 5,
|
||||
"active_layer": 0,
|
||||
"active_layer_preset": "",
|
||||
"auto_track_width": true,
|
||||
"hidden_netclasses": [],
|
||||
|
||||
@@ -450,7 +450,7 @@
|
||||
"no_connect_dangling": "warning",
|
||||
"pin_not_connected": "error",
|
||||
"pin_not_driven": "error",
|
||||
"pin_to_pin": "warning",
|
||||
"pin_to_pin": "error",
|
||||
"power_pin_not_driven": "error",
|
||||
"same_local_global_label": "warning",
|
||||
"similar_label_and_power": "warning",
|
||||
|
||||
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user