Description
No description provided
Languages
VHDL
55%
Verilog
11.4%
SystemVerilog
10.2%
Tcl
7.3%
Shell
6.4%
Other
9.7%