|
|
922e103f41
|
- Always convert wishbone.defines to unix line endings so interconnect is
correctly build on windows
- Removed TK dependency from tools/wishbone.pl
|
2013-03-21 19:57:49 +01:00 |
|
|
|
19e97ad179
|
- Added double buffering support to vga controller and cpu
- Removed an unused output in wb_ddr_ctrl_wb_dc_fsm
|
2013-03-21 19:05:22 +01:00 |
|
|
|
a6b20d3311
|
- Fixed wishbone interconnect generator
- Fixed accidental latches in wb_ddr_ctrl_wb_sc.vhd
- Updated cpu for new manual cache flush
|
2013-03-21 16:06:53 +01:00 |
|
|
|
37d63b062d
|
- Some optimization
- Cache manual flush/invalidate is now whole cache instead of by address
|
2013-03-19 20:24:28 +01:00 |
|
|
|
973513900d
|
- Work on simulator
- Optimized wb_ddr_ctrl_wb_sc_fe and wb_ddr_ctrl_wb_dc[_fsm]
|
2013-03-18 15:27:18 +01:00 |
|
|
|
be7f1337f2
|
- Work on simulator
|
2013-03-14 13:06:42 +01:00 |
|
|
|
2cdd255433
|
- Corrected memory width to 64 bit
- Read/WritePipe (without latency modelling) implemented
|
2013-03-13 18:35:06 +01:00 |
|
|
|
1cb700f0c3
|
- Simulator for shader core started
|
2013-03-12 19:43:57 +01:00 |
|
|
|
d6c83c5105
|
- Makefile now generates xst file and has targets to open planahead (planahead_post{synth,impl})
|
2013-03-11 21:23:04 +01:00 |
|
|
|
077bef75d3
|
- System integration & debugging
|
2013-03-09 14:14:22 +01:00 |
|
|
|
861cd1e00d
|
- Integrated DDR controller with VGA and cache controller
- Debugged the above
|
2013-03-08 21:43:43 +01:00 |
|
|
|
90631f89bd
|
- Reworked VGA
- Started changing DDR controller interface to 64 bit bus width
- Debugging
|
2013-03-07 20:55:58 +01:00 |
|
|
|
17835c4f7f
|
- Debugging
- Added manual flush/invalidate to cache
|
2013-03-05 22:49:30 +01:00 |
|
|
|
321ea30ed8
|
- Added synthesis contraints
- Added ZPU processor
- Optimized wb_ddr_ctrl_wb_dc* to meet timing
- Added cache frontend
|
2013-03-04 12:55:59 +01:00 |
|
|
|
34bec7d6c7
|
- Begun implementing VGA out
- Integrated wishbone interconnect generator
- Debugging
|
2013-03-02 21:27:54 +01:00 |
|
|
|
f65882554d
|
- Debugged write burst
|
2013-03-02 12:29:47 +01:00 |
|
|
|
cac9a8a60f
|
- Corrected write timing
|
2013-03-02 12:29:07 +01:00 |
|
|
|
c04775d4a7
|
- Made build rule for testbenches generic
|
2013-03-02 12:26:58 +01:00 |
|
|
|
95aa43b2d5
|
- Debugging wb_ddr_ctrl
- Changed wb_ddr_ctrl_wb FIFO to 64 bit data width
- Added write burst support to wb_ddr_ctrl_wb_sc
|
2013-02-28 21:10:44 +01:00 |
|
|
|
56930a80c3
|
- Seperated control and data path in wb_ddr_ctrl_wb_dc
- Debugging wb_ddr_ctrl
|
2013-02-28 15:54:48 +01:00 |
|
|
|
70aaa51615
|
- Fixed DDR reset polarity
- Added planAhead script
|
2013-02-27 12:13:26 +01:00 |
|
|
|
dd2c99b93f
|
- Import project
- Clean up
|
2013-02-26 23:54:37 +01:00 |
|
